

Fig. 1




Fig. 2

Clock Cycle										
	0	1	2	3	4	5	6	7	8	9
	→	→	→	→	→	→	→	→	→	→
S_0	1	0	0	0	1	0	0	0	1	0
S_1	0	1	0	0	0	1	0	0	0	1
S_2	0	0	1	0	0	0	1	0	0	0
S_3	0	0	0	1	0	0	0	1	0	0
S_{W0}/S_{R0}	{0001}	{0010}	{0100}	{1000}	{0001}	{0010}	{0100}	{1000}	{0001}	{0010}
S_{W1}/S_{R1}	{1000}	{0001}	{0010}	{0100}	{1000}	{0001}	{0010}	{0100}	{1000}	{0001}
S_{W2}/S_{R2}	{0100}	{1000}	{0001}	{0010}	{0100}	{1000}	{0001}	{0010}	{0100}	{1000}
S_{W3}/S_{R3}	{0010}	{0100}	{1000}	{0001}	{0010}	{0100}	{1000}	{0001}	{0010}	{0100}

Fig. 3




Fig. 4A

Fig. 4B





Fig. 5A







Fig. 6A






Fig. 7A




Fig. 7B




Fig. 8A




Fig. 8B




Fig. 9A




Fig. 9B




Fig. 10A




Fig. 10B





Fig. 11A






Fig. 12A




Fig. 12B





Fig. 13A






Fig. 14